HEX

Warning: set_time_limit() [function.set-time-limit]: Cannot set time limit - prohibited by configuration in /home/u547966/brikov.ru/www/wp-content/plugins/admin-menu-editor/menu-editor.php on line 745
Server: Apache
System: Linux 4.19.0-0.bpo.9-amd64 x86_64 at red40
User: u547966 (5490)
PHP: 5.3.29-mh2
Disabled: syslog, dl, popen, proc_open, proc_nice, proc_get_status, proc_close, proc_terminate, posix_mkfifo, chown, chgrp, accelerator_reset, opcache_reset, accelerator_get_status, opcache_get_status, pcntl_alarm, pcntl_fork, pcntl_waitpid, pcntl_wait, pcntl_wifexited, pcntl_wifstopped, pcntl_wifsignaled, pcntl_wifcontinued, pcntl_wexitstatus, pcntl_wtermsig, pcntl_wstopsig, pcntl_signal, pcntl_signal_dispatch, pcntl_get_last_error, pcntl_strerror, pcntl_sigprocmask, pcntl_sigwaitinfo, pcntl_sigtimedwait, pcntl_exec, pcntl_getpriority, pcntl_setpriority
Upload Files
File: //lib/modules/4.19.0-0.bpo.9-amd64/source/include/dt-bindings/clock/r8a7779-clock.h
/*
 * Copyright (C) 2013  Horms Solutions Ltd.
 *
 * Contact: Simon Horman <horms@verge.net.au>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __DT_BINDINGS_CLOCK_R8A7779_H__
#define __DT_BINDINGS_CLOCK_R8A7779_H__

/* CPG */
#define R8A7779_CLK_PLLA	0
#define R8A7779_CLK_Z		1
#define R8A7779_CLK_ZS		2
#define R8A7779_CLK_S		3
#define R8A7779_CLK_S1		4
#define R8A7779_CLK_P		5
#define R8A7779_CLK_B		6
#define R8A7779_CLK_OUT		7

/* MSTP 0 */
#define R8A7779_CLK_HSPI	7
#define R8A7779_CLK_TMU2	14
#define R8A7779_CLK_TMU1	15
#define R8A7779_CLK_TMU0	16
#define R8A7779_CLK_HSCIF1	18
#define R8A7779_CLK_HSCIF0	19
#define R8A7779_CLK_SCIF5	21
#define R8A7779_CLK_SCIF4	22
#define R8A7779_CLK_SCIF3	23
#define R8A7779_CLK_SCIF2	24
#define R8A7779_CLK_SCIF1	25
#define R8A7779_CLK_SCIF0	26
#define R8A7779_CLK_I2C3	27
#define R8A7779_CLK_I2C2	28
#define R8A7779_CLK_I2C1	29
#define R8A7779_CLK_I2C0	30

/* MSTP 1 */
#define R8A7779_CLK_USB01	0
#define R8A7779_CLK_USB2	1
#define R8A7779_CLK_DU		3
#define R8A7779_CLK_VIN2	8
#define R8A7779_CLK_VIN1	9
#define R8A7779_CLK_VIN0	10
#define R8A7779_CLK_ETHER	14
#define R8A7779_CLK_SATA	15
#define R8A7779_CLK_PCIE	16
#define R8A7779_CLK_VIN3	20

/* MSTP 3 */
#define R8A7779_CLK_SDHI3	20
#define R8A7779_CLK_SDHI2	21
#define R8A7779_CLK_SDHI1	22
#define R8A7779_CLK_SDHI0	23
#define R8A7779_CLK_MMC1	30
#define R8A7779_CLK_MMC0	31


#endif /* __DT_BINDINGS_CLOCK_R8A7779_H__ */