HEX

Warning: set_time_limit() [function.set-time-limit]: Cannot set time limit - prohibited by configuration in /home/u547966/brikov.ru/www/wp-content/plugins/admin-menu-editor/menu-editor.php on line 745
Server: Apache
System: Linux 4.19.0-0.bpo.9-amd64 x86_64 at red40
User: u547966 (5490)
PHP: 5.3.29-mh2
Disabled: syslog, dl, popen, proc_open, proc_nice, proc_get_status, proc_close, proc_terminate, posix_mkfifo, chown, chgrp, accelerator_reset, opcache_reset, accelerator_get_status, opcache_get_status, pcntl_alarm, pcntl_fork, pcntl_waitpid, pcntl_wait, pcntl_wifexited, pcntl_wifstopped, pcntl_wifsignaled, pcntl_wifcontinued, pcntl_wexitstatus, pcntl_wtermsig, pcntl_wstopsig, pcntl_signal, pcntl_signal_dispatch, pcntl_get_last_error, pcntl_strerror, pcntl_sigprocmask, pcntl_sigwaitinfo, pcntl_sigtimedwait, pcntl_exec, pcntl_getpriority, pcntl_setpriority
Upload Files
File: //lib/modules/4.19.0-0.bpo.9-amd64/source/include/dt-bindings/clock/r8a77995-cpg-mssr.h
/*
 * Copyright (C) 2017 Glider bvba
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#ifndef __DT_BINDINGS_CLOCK_R8A77995_CPG_MSSR_H__
#define __DT_BINDINGS_CLOCK_R8A77995_CPG_MSSR_H__

#include <dt-bindings/clock/renesas-cpg-mssr.h>

/* r8a77995 CPG Core Clocks */
#define R8A77995_CLK_Z2			0
#define R8A77995_CLK_ZG			1
#define R8A77995_CLK_ZTR		2
#define R8A77995_CLK_ZT			3
#define R8A77995_CLK_ZX			4
#define R8A77995_CLK_S0D1		5
#define R8A77995_CLK_S1D1		6
#define R8A77995_CLK_S1D2		7
#define R8A77995_CLK_S1D4		8
#define R8A77995_CLK_S2D1		9
#define R8A77995_CLK_S2D2		10
#define R8A77995_CLK_S2D4		11
#define R8A77995_CLK_S3D1		12
#define R8A77995_CLK_S3D2		13
#define R8A77995_CLK_S3D4		14
#define R8A77995_CLK_S1D4C		15
#define R8A77995_CLK_S3D1C		16
#define R8A77995_CLK_S3D2C		17
#define R8A77995_CLK_S3D4C		18
#define R8A77995_CLK_LB			19
#define R8A77995_CLK_CL			20
#define R8A77995_CLK_ZB3		21
#define R8A77995_CLK_ZB3D2		22
#define R8A77995_CLK_CR			23
#define R8A77995_CLK_CRD2		24
#define R8A77995_CLK_SD0H		25
#define R8A77995_CLK_SD0		26
#define R8A77995_CLK_SSP2		27
#define R8A77995_CLK_SSP1		28
#define R8A77995_CLK_RPC		29
#define R8A77995_CLK_RPCD2		30
#define R8A77995_CLK_ZA2		31
#define R8A77995_CLK_ZA8		32
#define R8A77995_CLK_Z2D		33
#define R8A77995_CLK_CANFD		34
#define R8A77995_CLK_MSO		35
#define R8A77995_CLK_R			36
#define R8A77995_CLK_OSC		37
#define R8A77995_CLK_LV0		38
#define R8A77995_CLK_LV1		39
#define R8A77995_CLK_CP			40

#endif /* __DT_BINDINGS_CLOCK_R8A77995_CPG_MSSR_H__ */