HEX

Warning: set_time_limit() [function.set-time-limit]: Cannot set time limit - prohibited by configuration in /home/u547966/brikov.ru/www/wp-content/plugins/admin-menu-editor/menu-editor.php on line 745
Server: Apache
System: Linux 4.19.0-0.bpo.9-amd64 x86_64 at red40
User: u547966 (5490)
PHP: 5.3.29-mh2
Disabled: syslog, dl, popen, proc_open, proc_nice, proc_get_status, proc_close, proc_terminate, posix_mkfifo, chown, chgrp, accelerator_reset, opcache_reset, accelerator_get_status, opcache_get_status, pcntl_alarm, pcntl_fork, pcntl_waitpid, pcntl_wait, pcntl_wifexited, pcntl_wifstopped, pcntl_wifsignaled, pcntl_wifcontinued, pcntl_wexitstatus, pcntl_wtermsig, pcntl_wstopsig, pcntl_signal, pcntl_signal_dispatch, pcntl_get_last_error, pcntl_strerror, pcntl_sigprocmask, pcntl_sigwaitinfo, pcntl_sigtimedwait, pcntl_exec, pcntl_getpriority, pcntl_setpriority
Upload Files
File: //usr/share/mime/text/x-verilog.xml
<?xml version="1.0" encoding="utf-8"?>
<mime-type xmlns="http://www.freedesktop.org/standards/shared-mime-info" type="text/x-verilog">
  <!--Created automatically by update-mime-database. DO NOT EDIT!-->
  <comment>Verilog source code</comment>
  <comment xml:lang="bg">Изходен код — Verilog</comment>
  <comment xml:lang="ca">codi font en Verilog</comment>
  <comment xml:lang="cs">zdrojový kód Verilog</comment>
  <comment xml:lang="da">Verilog-kildekode</comment>
  <comment xml:lang="de">Verilog-Quelltext</comment>
  <comment xml:lang="el">Πηγαίος κώδικας Verilog</comment>
  <comment xml:lang="en_GB">Verilog source code</comment>
  <comment xml:lang="eo">Verilog-fontkodo</comment>
  <comment xml:lang="es">código fuente en Verilog</comment>
  <comment xml:lang="eu">Verilog iturburu-kodea</comment>
  <comment xml:lang="fi">Verilog-lähdekoodi</comment>
  <comment xml:lang="fr">code source Verilog</comment>
  <comment xml:lang="gl">código fonte en Verilog</comment>
  <comment xml:lang="he">קוד מקור של </comment>
  <comment xml:lang="hr">Verilog izvorni kod</comment>
  <comment xml:lang="hu">Verilog-forráskód</comment>
  <comment xml:lang="ia">Codice-fonte Verilog</comment>
  <comment xml:lang="id">Kode sumber Verilog</comment>
  <comment xml:lang="it">Codice sorgente Verilog</comment>
  <comment xml:lang="ja">Verilog ソースコード</comment>
  <comment xml:lang="kk">Verilog бастапқы коды</comment>
  <comment xml:lang="ko">Verilog 소스 코드</comment>
  <comment xml:lang="lv">Verilog pirmkods</comment>
  <comment xml:lang="nl">Verilog broncode</comment>
  <comment xml:lang="oc">còde font Verilog</comment>
  <comment xml:lang="pl">Kod źródłowy Verilog</comment>
  <comment xml:lang="pt">código origem Verilog</comment>
  <comment xml:lang="pt_BR">Código-fonte Verilog</comment>
  <comment xml:lang="ru">исходный код Verilog</comment>
  <comment xml:lang="sk">Zdrojový kód Verilog</comment>
  <comment xml:lang="sl">Datoteka izvorne kode Verilog</comment>
  <comment xml:lang="sr">изворни код Верилога</comment>
  <comment xml:lang="sv">Verilog-källkod</comment>
  <comment xml:lang="tr">Verilog kaynak kodu</comment>
  <comment xml:lang="uk">вихідний код мовою Verilog</comment>
  <comment xml:lang="zh_CN">Verilog 源代码</comment>
  <comment xml:lang="zh_TW">Verilog 源碼</comment>
  <sub-class-of type="text/plain"/>
  <glob pattern="*.v"/>
</mime-type>